BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//Eventin//Event Calendar//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
BEGIN:VEVENT
UID:784a1d48269c0d96fe387921e4143777@saveetha.ac.in
SUMMARY:End to End Design Flow using Verilog HDL
DESCRIPTION:
LOCATION:Online
DTSTAMP:20260716T114823Z
DTSTART:20240328T043000Z
DTEND:20260716T063000Z
END:VEVENT
END:VCALENDAR