The lecture will cover majorly the modelling of the state of the art semiconductor device. Target
Audience 3rd and 4th year ECE. MTech VLSI students are also welcomed.
Compact Modelling for Advanced CMOS and Beyond: From PDK Sign-off to 2D Device-Circuit Co-Design
