End to End Design Flow using Verilog HDL