This event provides a comprehensive hands-on introduction to the industry-standard RTL-to-GDSII design flow using Synopsys EDA tools. The programme takes participants through the complete digital IC implementation journey, starting from RTL design and functional verification, followed by logic synthesis, design-for-test (DFT), floorplanning, placement, clock-tree synthesis, routing, physical verification, and final GDSII generation.